

FIG. 1A




FIG. 1B




FIG. 2A








FIG. 2B

















FIG. 3
















FIG. 7C

12/17
RIGHT-FIRST PWM ENCODING








FIG. 8B




FIG. 9A




FIG. 9B




FIG. 10

PWM ENCODER INPUT	PWM OUTPUT	EARLY/LATE	COUNT ENCODING
0		0	RF OR LF
+1		-1 (EARLY)	LF
0		-1	RF OR LF
-1		0	RF
-3		+1	RF
0		+1	RF OR LF
+1		0	LF

FIG. 11

